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Two receivers for coherent Phase Shift Key (PSK) and
Frequency Shift Key (FSK) transmission have been designed in
order to validate theoretical studies involving jamming of
digital communication receivers.
Binary PSK and FSK signals were generated, transmitted,
and processed by each receiver, and measurements of each
receiver's performance were recorded as each system operated
in the presence of White Gaussian Noise (WGN) as well as in
the presence of a combination of White Gaussian Noise and a
jammer waveform.
The system's performance is expressed in terms of the
probability of receiver error occuring during the transmis-
sion of digital information. The results are plotted as
receiver Probability of error (Pe ) versus Signal-to-Noise
ratio (SNR) for fixed values of and Jammer-to-Signal ratio
(JSR). Signal and receiver designs are presented and
diagrams as well as schematics have been included for
clarity.
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I . INTRODUCTION
In many communication applications, the detection ( or
discrimination ) of signals in the presence of noise and
jamming waveforms is of main importance. Depending on the
point of view, the ability of the receiver to detect the
transmitted signal or the effectiveness of the jammer in
terms of its ability to prevent signal detection can be the
focus of interest in the investigation of performance of
communications receivers. For binary Phase Shift Key (PSK)
and Frequency Shift Key (FSK) modulating systems, the
performance of the receiver and the effectiveness of the
jammer have been analyzed in Ref.[l]. In this referenced
work, the performance of an optimum receiver is analyzed in
the presence of an optimum (energy constrained) jamming
waveform.
For this thesis, the design and construction of the
optimum receiver analyzed in Ref.[2], is carried out and its
performance in the presence of an optimum jamming waveform
(as derived in Ref.[3] ) and additive White Gaussian Noise
is measured, examined, and evaluated.
The most important result of this study is that it vali-
dates all the theoretical results derived in Ref.[3].
11
Furthermore it clearly demonstrates (as reported in Ref. 3 )
that in the presence of an optimum jamming waveform with
energy greater than the energy of the signal (JSR > 1), the
presence of noise can improve the performance of the
receiver. This effect has been observed for such values of
JSR when the Signal-to-Noise ratio ( SNR ) takes on values
in the region of -5 to +5 dB.
This report is divided as follows. In Chapter II, the
theoretical concepts on which the stucture of the receiver
that was analyzed and built is based are presented.
Additionally, key results from Ref.[l] are repeated here for
clarity. The designed and constructed systems are described
in Chapter III, while the experimental results are presented
in chapter IV in tabular and diagramatic forms. Chapter V
contains the conclusions to be derived from this work, as
well as proposals for future work. In Appendix A the sche-
matics of the circuits built are presented.
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II . COHERENT CORRELATION RECEIVER
A. GENERAL DESCRIPTION
In binary communication systems, the source (or modu-




( t ) , over a
prescribed time interval. Because in transmission and
reception these signals are interfered with by noise, at
the receiver one observes the signal r(t) rather than only
one of the transmitted signals. Using hypothesis testing
concepts, we say that under the hypotheses E and H , r(t)
takes on the following forms:
H, : r(t) = s,(t) + v(t) 0<t<T (2.1)
H
o
: r(t) = s (t) + v(t) O^t^T (2.2)
were s (t) and s, (t) are completely known signals and v(t)
is a sample function of a Gaussian noise process that is
white over a specified bandwidth.
The problem of detecting ( or discriminating ) signals
in the presence of noise, is analyzed using statistical
decision theoretic concepts. In digital communication
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receivers, of main importance is the probability of bit
error. The decision rule (or equivalently, the signal
processing algorithm, or the receiver structure ) for a
minimum probability of error receiver is well documented
(see reference 2 for example) and is given by:















The optimum receiver corresponding to the above decision
rule is shown in Figure 2.1, and is known as a correlator
receiver due to the correlation performed between the
received signal r(t) and the signals s, (t) and s (t).
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The performance of the receiver is given in terms of the
probability of error, which for equally likely prior prob-
abilities (that is, P(s, ) = P(s ) = l/2) becomes
P p







s the average energy of the signals s, (t) and s Q (t) and
P=~/s, (t>s (t)dt (2.6)
o
is the normalized signal crosscorrelat ion
and N Q (in units of Watts/Hz) is the one-sided power spec'
tral density level of the noise.
16
The above equation may be written in a simpler form by-
defining the Signal- to-Noise ratio (SNR) as the ratio of the
average energy per bit to the power spectral density level
of the noise. Thus, equation 2.4 becomes
Pe = erfc h/sNR(l-p)
j
(2.7)
There are two widely used choices for s (t) and s, (t) in
digital communication applications. One is known as Phase
Shift Keying ( PSK ) in which
s (t) = -s,(t) = Acosw
c
t (2.8)
and the other is known as Frequency Shift Keying ( FSK ) in
which
s, (t) = Acos(w
c
+Aw)t (2.9)
s (t) = Acos(w
c
-^w)t (2.10)
For PSK and FSK modulated signals, the above receiver
performance expression (see equation 2.5) becomes
PSK : P = erfc J2SNR (2.11)
e
(/FSK : Pe = erfc ( yJSNR ) (2.12)
B. JAMMING OF COHERENT RECEIVERS
In many instances, the received signal is interfered by
not only noise but also by a jamming waveform. Thus, the
received signal r(t), using hypothesis testing concepts can
be represented as
H : r(t) = s,(t) + v(t) + n-(t) 0<t<T (2.13)
HQ : r(t) = s (t) + v(t) + n^(t) 0*t<T (2.14)
where now nj(t) is the jamming waveform. The jamming wave-
form is modeled as deterministic, yet unknown to the
receiver
.
The additional interference of the transmitted signal by
the jammer has the net effect of increasing the receiver




A jammer waveform is said to be "optimum" if it maxim-
izes the receiver probability of error subject to a
constraint on P„. .
In Ref.[l], it has been demonstrated that if P^j is
constrained, the jammer that is optimum, i.e. the jammer
that causes the maximum increase in receiver probability of
error, is
nj(t) = K[s, (t) - s e (t)] (2.16)
where K is a constant of proportionality that must be set
such that the constraint on P„- is satisfied.
Use of this jammer leads to a receiver probability of
error Pe given by
P
e
= 2'erfc }Je(i-p)/n - 2vfei/No +erf 2 Vv^ ~ Ve( 1~?^
or in simpler form
(2.17)
Pe =y<erfc yiNR(0Tp -^/2JSR j +erf -^SNR u/l-f + J2JSRJ
(2.18)
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where SNR= F/N e , and JSR= P»w/E . For the specific cases of
PSK and FSK modulation, Equation 2.16 becomes
for PSK : n;(t) = Ks, (t)
and for FSK : n:(t) = K[s,(t) - s (t)]
For PSK and FSK we have p=-l and p=0 respectively, so
that the receiver probability of error becomes
pe
=y < JZSUR (l+ yJjSR + erf - JIsNR ( 1- ^JSR
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The design of the receivers and the measurement of their
performance are the critical issues in the experimental work
undertaken. The design of the systems is based on theoret-
ical results from statistical communication theory discused
in Chapter II. The system has to obey constraints consis-
tent with assumptions made in the analysis and derivation of
coherent receivers. These constraints make the circuit more
complicated than these dictated strictly by theoretical
considerations
.
Once the design of the systems has been completed, meas-
urements on the probability of receiver error are made using
PSK and FSK modulated signals, in order to compare the
performance of the designed receivers to the predicted
performance based on theoretical results. Measurements that
confirm theoretical predictions would signify having achie-
ved properly operating receivers.
A. SYSTEM DESCRIPTION
In order to fullfill the overall constraints, the
systems have been designed to consist of a signal generating
21
circuit, a demodulator, a receiving circuit and an error
counting circuit. The first such circuit generates the
signals to be transmitted. These signals are fed to the
modulator circuit. For this work, two modulation techniques
have been used, namely Phase Shift Keying (PSK) and
Frequency Shift Keying (FSK).
The modulated signals are sent to the receiver circuit,
where a jamming waveform and White Gaussian Noise (WGN) are
added to the transmitted signals. This combination of
jammer, noise, and modulated signal is fed to the input of
the demodulating circuit where the digital information is
recovered.
The recovered digital signal is then fed to the counting
circuit which is used to compare the transmitted digital
information to the received or recovered digital signal and
counts how many demodulation errors due to noise and jamming
effects have occured.
A general block diagram of the systems implemented is
shown in Figure 3.1 Each element of this system is discused
in detail next.
1 . Signal Generating Circuit
The signal generating circuit produces a bipolar













































sequence is produced by a 7-stage shift register with a
feedback consisting of the Exclusive-Or of its sixth and
seventh stage outputs. The sequence is repeated every 127
clock cycles. The shift register is clocked by the output
of a zero-crossing detector which is followed by a divide-
by-ten counter. The input to the zero crossing detector is
a sinusoidal waveform which is to be modulated by the pseu-
dorandom signal. With this arrangement, the period of the
clock is ten times greater than the period of the carrier,
and the bit rate is exactly ten times smaller than the
carrier frequency.
The signal sequence produced by the shift register
is unipolar. A level shifter is used to transform the
signal sequence into a bipolar format.
For synchronization requirements in the receiver, a
pulse signal is generated using a triggered monostable
multivibrator. This produces a very short duration pulse
just before the end of the duration of each bit. This
synchronizing signal is also converted to a bipolar format
using a level shifter.
A block diagram of the signal generating circuit is
shown in Figure 3.2 while the corresponding circuit sche-


















































2 . Modulating Circuit
The modulating circuit uses as its input the pseudo-
random sequence of bits in order to modulate the carrier
before transmission. Two different techniques (for PSK and
FSK) are applied, and their corresponding circuits are
described below.
a. PSK Modulator
A sinusoidal waveform A cosw
c
t is used as the
carrier and the non-return to zero (NRZ) pseudorandom
sequence modulates the amplitude of this carrier producing
the desired PSK signal. An analog voltage multiplier (AVM)
is used to perform this modulation, followed by an amplifier
in order to adjust the amplitude of the modulated signal.
The modulated signal is therefore of the form -Acoswc t or
+Acosw t. The block diagram of the modulator is shown in
Figure 3.3 and the schematic of the circuit is presented in
Appendix A. ( see Fig. A. 2 )
b. FSK Modulator
Two sinusoidal wave forms of frequencies f, and
f are now modulated by the pseudorandom data sequence. The












In the first path an AVM multiplies Acosw, t with the
unipolar data. Whenever the data is not zero, the output is
simply Acosw, t. In the second path the NRZ sequence is
inverted and then multiplied by Acosw t. The two paths are
then fed to a summer/amplifier producing at the output the
FSK modulated signal. In this form, the modulator produces
Acosw, t whenever the NRZ sequence is non zero, and Acosw^t
whenever the NRZ sequence is zero. The amplitude of the
modulated signal is adjusted by an amplifier, as shown in
the block diagram of Figure 3.4. The schematic of the cir-
cuit is also shown in Appendix A. ( see Fig. A. 3 )
3 . Demodulating Circuit
The modulated (information) signal is interfered by
a jamming waveform and Gaussian noise before being processed
by the demodulating circuit. In order to simulate the
interference conditions, the jamming waveform and the noise
are added to the modulated signal in two steps using summing
amplifiers. In the first step, the jammer waveform is added
to the modulated signal, while in the second step noise is
added to the sum of the modulated signal and the jammer
waveform. The resulting signal is similar to that actually

















environment. The demodulators used for PSK and FSK trans-
missions are based on theoretical results on optimum
receivers operating in additive white Gaussian noise only,
as described in Chapter II.
An alternative (but equivalent) form of the receiver
of Figure 2.1 is used, and this is shown in Figure 3.5 where
s^(t) = s, (t) - s (t).
The demodulating circuits for PSK and FSK modulated
signals are now described.
a. PSK Demodulator
The received signal is multiplied in an AVM by
the difference signal s, (t) which for PSK modulation is just
the carrier signal. The output of the AVM is fed to an
integrator which performs the integration of its input
signal during a period of time labeled by the end points t^
and to . Here t Q is the starting time of a bit and X.n is a
time just before the end of the same bit, which corresponds
to the start of the synchronizing pulse. The synchronizing
pulse is of very short duration (about 5% of an active bit's
duration), and starts before the end of the bit's duration
while ending synchronously with the bit. This pulse is used
in order to close a digital switch so as to discharge the
capacitor of the integrator before the next bit starts.
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This capacitor "dumping" is necessary so as to reinitialize
the integrator before the next integration interval begins.
The output of the integrator is then compared to a threshold
voltage using a comparator and the output of the comparator
is sampled at time tj using a D-Flip-Flop clocked by the
synchronizing pulse. The output of the Flip-Flop corre-
sponds to the decisions made by the receiver or equivalently
to the decoded digital data. Amplifiers are included in the
demodulating circuit placed between the above described
circuit stages for signal level adjustment purposes, as is
shown in the schematic diagram in Appendix A. (see Fig. A. 4)
b. FSK Demodulator
The structure of the demodulator is based on the
diagram of Figure 3.5 just as is the case for the PSK demo-
dulator previously described. However, the FSK demodulator
is more complicated because the difference signal s, (t) must
be produced as the difference of the two carrier signals
s,(t) and s (t) or equivalently, the difference of sinw,
t
and sinw t. This difference signal is generated using ope-
rational amplifiers.
The received signal r(t) is multiplied by the
difference signal s, (t) using an AVM and the product of
these two signals is integrated over the interval from t to
t« using an integrate-and-dump circuit similar in design and
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operation as that described for the PSK demodulator. A
comparator device compares the output of the integra-
tor to the threshold
^f an<^ the comparator's output
is sampled at the end of each integration interval tf
using once again the previously described synchronizing
signal. The schematic of the FSK demodulating circuit is
shown in Appendix A. (see Fig. A. 5)
4 . Counting Circuit
The signal recovered by the demodulator is now a
digital stream corresponding to the transmitted digital
information, provided no demodulation errors have occured.
In order to determine if any such errors occured, the demo-
dulated digital stream is compared to the transmitted
digital "message" in the first stage of a counting circuit.
In order to overcome the problem of propagation delays of
the demodulated digital message, the transmitted digital
message is sampled synchronously with the decision making
circuit of the demodulator. This is accomplished using a
D-type Flip-Flop clocked by the synchronizing pulse train
previously described. The synchronized transmitted and
received messages are compared bit-by-bit using an
Exclusive-Or operation. The product of the X-ORed digital
streams is one pulse for each bit error in the demodulated
digital message. A counter is used to count how many such
33
bit errors occured during the transmission of a message of
fixed length. A second counter is used to set the length of
the messages for which the number of errors is to be
recorded. A signal from this counter is used also to reset
the complete counting circuitry after many counting cycles
have been completed. The number of counted errors is stored
in a shift register and upon the completion of a fixed
length message, it records its contents using seven-segment
displays. Details of this counting circuit are shown in the
schematic of Fig. A. 6 in Appendix A.
B. SYSTEM OPERATION
The operation of the system is supported by +15 volts DC
and ±5 volts DC external power supplies. The application of
supply voltages to the system is accomplished through
voltage regulators in order to obtain the best possible
performance of each particular electronic component used.
The supply voltages used in each of the system components
are shown in the circuit schematics in Appendix A.
1. Choice of Signals and Carrier ( s)
For this binary communication system set-up, the
signals m,(t) and m Q (t) as shown in Figure 3.6 are chosen in
order to transmit the digital information.
34
Figure 3.6 Signals Transmitted
The amplitude A of these signals is set to be 5
volts, and the time duration T^= t« -t is 0.5 msec. Thus
the digital signal transmission is performed at a bit rate
of 2,000 bits/sec.
The above choice of m,(t) and m (t) has the advantage
of resulting in signals s,(t) and s (t) having cross-
correlation p (defined in chapter II) equal to -1. This
produces optimum system performance in terms of the receiver
probability of error. This can be observed from Equation
2.5 which has been repeated here for convenience,
P„ - erfc (* NR (1-p) (3.1)
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Also, since the signals have equal amplitudes and
duration, their energies are equal. That is
Im) ( t ) dt = mj ( t ) dt = / Adt = AT (3.2)
The digital data to be transmitted is simulated by a
pseudorandom maximal length sequence. Thus the two signals
m,(t) and m^(t) have near equal probabilities of occurence.
Such an assumpion was made in the analysis leading to the
derivation and evaluation of the receiver performance as
specified by Equation 3.1. Thus, the threshold voltage
defined by Equation 2.3 and appearing in the receiver struc-
ture of Figure 2.1 has to be set equal to zero.
For PSK modulation, only one carrier signal is
required. A carrier of amplitude A = 5 volts and frequency
of 20 kHz is chosen in order to have ten carrier periods
per bit duration which is a minimum required from a prac-
tical standpoint. The structure of the clock generator
circuit which is part of the signal generating circuit gua-
rantees that exactly ten periods of the carrier are modula-
ted by each bit of data. Thus the modulated signal is of the
form





(t) is to be transmitted.
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For FSK modulation, the carrier is frequency modu-
lated in such a way that only two different frequencies, f,
or f occur, depending on which of the signals m, (t) or
m (t) is to be transmitted. The general mathematical expres-










Thus the two frequencies are f = f
c
+ u f and f = f
c
-/If
The experimental set-up being described sets the lower
frequency f, to be 20 kHz for synchronization purposes.
Because most analysis results require the two signals s,(t)
and s (t) to be orthogonal (i.e. j5=0 ) , with non-overlaping
power spectral densities, the frequency f Q is chosen to be
32 kHz. This results in a signal power spectrum arrangement
as shown in Figure 3.7.
Two sinusoidal signal generators are used in order
to provide the desired signals. The modulated signals are
Acos(wt +/jw)t where fc = 26 kHz and j\f = 6 kHz.
37
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Figure 3.7 FSK Signal Power Spectrum
2 . Timing and Adjustment Procedure
Of main importance in this experiment is the signal
timing procedures. Any residual signal phase may reduce the
overall system performance. Undesirable results are also
observed if any of the signals is distorted or is offset by
any amplifier. Care must be taken so that saturation of the
amplifiers does not occur as this also is a source of
reduced system performance.
The clocking waveform generated by the zero crossing
detector and followed by a divide-by-ten counter is guaran-
teed to have equal "high" and "low" intervals, by separating
38
the divide-by- ten counter into a divide-by-five counter
followed by a flip-flop. Thus any DC offset or reference
bias in the zero crossing detector does not affect the
symmetry of the clocking waveform.
The synchronizing waveform is generated by a mono-
stable multivibrator driven by the clocking waveform. Thus
the synchronizing and clocking waveforms are jointly
synchronized. This insures proper operation of the inte-
grate and dump circuit. The duration of the synchronizing
pulses is very important because the integration time is
T- = Tb - Ts (3.5)
where T^ is the bit duration and T5 is the synchronizing
pulse duration.
The resulting reduced integration time diminishes
the performance of the receiver because the theoretical
analysis of the optimum receiver assumes an integration time
extending through the entire bit length. If z represents
the ratio of T
s
over T^ , then the performance of the
receiver for equaly likely signals s,(t) and s (t) received
in the presence of additive white Gaussian noise is given by
P
e




For the present experiment, z is less than 5% and
its effect on performance can be assumed to be negligible.
In order to prevent any signal distortion due to
rapidly changing signals, a high slew rate operational
amplifier is used throughout the system operating near but
never above saturation.
The inputs to the analog voltage multipliers (AVM)
used in this experiment were adjusted using amplifiers.
C. MEASUREMENT PROCESS
1. Power of Signal
,
Noise and Jammer
The consideration of signal power is the single
most important issue in this experiment as the accuracy of
the measurements of signal, noise and jammer powers directly
affects the receiver performance measurements results.
Care must also be taken to insure that limitations
in the measurement equipment do not adversely affect
performance results.
The measurements are taken using a true RMS volt-
meter which performs the measurement: ^ M<~\A^ + ^dc •R*5 V *< PC
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2. Signal-to-Noise Ratio (SNR) and Jammer-to- Signal
Ratio ( JSR )
Based on the power measurements, SNR and JSR are
calculated. The procedure for these calculations follows
from the definition of SNR and JSR given in Chapter II.
For calculations of the SNR, measurements of the
signal power alone and of the sum of signal and noise are
taken. The energy per signal bit is calculated as
E b = V*. Tb (3.7)
where V
s
is the RMS voltage of the signal and T^ is the bit
duration.








where VUhl is the RMS voltage of the sum of the signal and
noise and BW is the 3dB noise bandwidth, which for the
present case is measured to be 87 kHz. The choice of this
bandwidth was partly dictated by equipment availability.
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The SNR is then calculated in dB as
(SNR)
dft
= 101og(Eb /No ) (3.9)
The JSR is calculated as the ratio of RMS voltages
of jamming over signal. When measurements of the receiver
performance in the presence of a jammer are taken, the JSR
is maintained constant as the SNR is allowed to vary over





In order to evaluate the performance of the system while
transmitting a pseudorandom (data) sequence, measurements
are taken at the receiver front end involving the signal's
rms voltage under two conditions. First, the case in which
only the signal is present is considered and second the
case in which signal plus additive noise is present is
considered.
The Signal-to-Noise ratio ( SNR ) is calculated using
the measurement process as described in Chapter III, given
that the data transmission has a constant bit rate of 2,000
bits per second, and the bandwidth (BW) of the additive
noise is approximately 87 kHz.
A jamming waveform is then applied to the transmitted
signal, and new measurements are taken keeping the
Jammer- to-Signal ratio ( JSR ) constant in order to evaluate
the performance of the system in presence of noise and
j amming.
For the PSK modulated signal, the jamming waveform used
is the sinusoidal waveform of same frequency as the carrier.
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Therefore nj (t) is derived directly from the carrier and
mathematically is given by
n : ( t) = Acoswc t
For the FSK modulated signal, the jamming waveform is
generated by difference amplifiers as the difference of the
two carrier sinusoidal waveforms Acosw, t and Acosw t. Thus
njf{)= Acosw^ t - Acosw t
The choice of these waveforms as jamming waveform is
based on the results of Ref.[l] and the discusion at the end
of Chapter I I
.
Tables and figures of the measured performance of PSK
and FSK modulating techniques are presented in the next
sections
.
B. PSK EXPERIMENTAL RESULTS
For PSK modulation the performance of the system in the
presence of noise and the jamming waveform described in
Section A of this Chapter in terms of the probability of
receiver error is calculated as the SNR changes for speci-
fied values of JSR. The results are shown in Tables 4.1 and
4.2 as JSR takes on the values 0.0, 0.5, 1.0, 2.0 and 5.0.
In Figures 4.1 through 4.5 the probability of error ( P
€
)
versus SNR for the corresponding values of JSR is plotted.
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In Figure 4.1 the performance of the receiver is plotted
for the case when the transmitted signal is interfered by
noise only. (That is, there is no jamming waveform
present.) The solid line represents the theoretical
performance of the receiver which is calculated from
Equation 2.11. The small triangles represent the measured
values of the performance for the designed receiver. These
values are also presented in Table 1.
In Figures 4.2 through 4.5, the performance of the
receiver is plotted when the transmitted signal is inter-
fered by noise as well as by the jamming waveform previously
described. Each of the Figures corresponds to a specified
value of JSR. The solid line represents the theoretical
performance of the receiver calculated from Equation 2.18.
The triangles correspond to the measured values of the
designed receiver performance. These values are also tabu-




P erformance Measurements of the PSK R«sceiver






0.4 3.70 -2.88 5313.28 64.09 0.1621
0.4 3.33 -1.96 4519.6 36.1 0.1379
0.4 3.0 -1.0 3322.0 37.7 0.101
0.4 2.927 0.0 3161.3 29.8 0.096
0.51 2.91 1.35 1772.4 29.9 0.054
0.59 2.92 2.675 1010.9 30.8 0.0308
0.66 2.94 3.63 599.9 19.9 0.0183
0.763 2.97 4.87 287.8 13.6 0.008782
.9 3.15 5.87 109.7 5.8 0.00334
.96 3.17 6.42 65.5 7.7 0.00199
1.1 3.20 7.65 12.8 4.4 0.00039
1.21 3.25 8.45 3.83 0.9 0.0001168
1.36 3.30 9.49 0.4 0.51 0.0000122
1.53 3.38 10.49 0. -- --
1.81 3.51 11.97 0.
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TABLE 2
















































































































































































































































































































































P* „0I .01 0T
3d
52
1 . Sample Calculation
For this experiment, the transmitted message (data)
is a binary bipolar waveform of amplitude +5 volts and a bit
rate 2000 bits per second. The carrier waveform is a single
sinusoidal tone of 20 kHz frequency and amplitude A of 5
volts. The jamming waveform is a single sinusoidal tone of
the same frequency as that of the carrier (for this case 20
kHz) and amplitude adjusted to give at the receiver's input
an RMS voltage such as to produce a Jammer-to-Signal ratio
(JSR) equal to the examined values of 0.5, 1.0, 2.0, and
5.0.
At the input of the receiver, the RMS voltages for
the cases of only signal transmitted and signal plus noise
transmitted are measured as shown in Table 4.1. The calcu-
lation of Signal-to-Noise ratio is described as follows,
N 2 = (S+N) 2 - S 2
where N is the RMS voltage of the noise,
S is the RMS voltage of the signal, and
(S+N) is the RMS voltage of signal plus noise.
BW
where N is the level of the noise power spectrum,
and BW is the 3 dB bandwidth of the noise.
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E b = S
2
.Tt
where Ej, is the energy of one data bit, and T^ is the dura-
tion of one bit.
SNR = Eb /N
and ( SNR )d 6
= 10 lo 9"( sNR)
As an example, the calculations made for the first
row of Table 4.1 are presented here. These result in
N 2 = (3.15) 2 -(0.9) 2 = 9. 112
N = 9.112 / 87000 = 0.0001047 = 1.047xlO"
V
E = (0.9) 2 / 2000 = 0.000405 = 4.05x10"^
SNR = 4.05X10**/ 1.047*10~ = 3.866
(SNR)
JB
= 10 log(3.866) = 5 . 87dB
Next, the number of errors that occured during the
transmission of 32,768 bits is counted. After twenty such
measurements, it is found that the average number of errors
occurring is X = 109.7 with a standard deviation of &x = 5.8.
Then, the probability of receiver error is calculated as
Pe = 109.7 / 32768 = 3.34xl0"
3
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When the performance of the receiver in the presence
of a jamming waveform is measured, the Jamming-to-Signal
ratio is calculated by taking measurements of the RMS volt-
ages at the input of the receiver when signal plus jamming
waveform is transmitted. Then we calculate JSR as follows
J,
2
= (J + S) 2 - S 2
where J,
,
S and (J+S) are the RMS voltages of the jamming
waveform, the signal, and the signal plus jammer respec-
tively. Then
JSR = J, 2 / S 2
where JSR is the Jammer-to-Signal ratio.
For example, when the RMS voltage of the signal is
measured as 0.9 volts RMS and the RMS voltage of signal plus
jammer (S+J) is measured as 1.1 volts RMS, we calculate JSR
as follows




2 /(S) 2 = 0.4 / 0.81 = 0.494 = 0.5
The performance of the receiver in terms of P^ when
the data transmission is interfered by a jamming waveform,
is measured and calculated as done when only signal and
noise are present at the input of the receiver. This proce-
dure is carried out as described above.
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C. FSK EXPERIMENTAL RESULTS
For FSK modulation, the performance of the system in the
presence of noise and the jamming waveform described in
Section A of this Chapter in terms of the probability of
error is calculated as the SNR changes for specified values
of JSR. The results are shown in tables 4.3 and 4.4 as JSR
takes on values 0.0, 0.5, 1.0, and 5.0. In Figures 4.6
through 4.10 the probability of error (Pg) versus SNR is
plotted for the corresponding values of JSR.
In Figure 4.6 the performance of the receiver is plotted
when the transmitted signal is interfered by noise only.
The theoretical performance of the receiver which is calcu-
lated from Equation 2.12. is plotted with the solid line.
The experimentally measured performance of the designed
receiver is plotted using the small triangles. These meas-
ured values of the receiver performance are also presented
in Table 3.
In Figures 4.7 through 4.10, the performance of the
receiver is plotted when the transmitted signal is inter-
fered by noise as well as by the jamming waveform previously
described. Each of the Figures corresponds to a specific
value of JSR as shown in the legend. The solid line repre-
sents the theoretical performance of the receiver calculated
from Equation 2.19. The small triangles correspond to the
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measured values of the designed receiver performance. These
values are also shown in Tables 4 and 5 for the corre-
sponding values of JSR.
1 . Sample Calculation
For this experiment, the transmitted message is a
binary waveform of amplitude 5 volts and a bit rate 2000
bits per second. The frequencies usd are 20 kHz for f and
32 kHz for f, so that no significant overlapping of the
signal sidelobes can occur. ( Note that each sidelobe occu-
pies bandwidth of 2 kHz )
.
The amplitude of each of the carriers is 5 volts.
The jamming waveform is the difference of the two carrier
waveforms, with amplitude adjusted to give at the receiver's
input an RMS voltage such as to produce a Jammer-to-Signal
ratio having values of 0.5, 1.0, 2.0, and 5.0.
The rest of the calculations for this case are
exactly the same as those carried out for the PSK case
described previously in this chapter.
D. COMPARISON OF EXPERIMENTAL WITH THEORETICAL RESULTS.
The theoretical performance of the receiver in terms of
the probability of error is presented in Chapter II. In
Figures 4.1 through 4.10, the theoretical performance of the
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TABLE 3
Performance Measurements of the FSK Receiver
S S + N SNR X <rx £
0.409 4.56 -4.54 9344.8 42.1 0.285
0.409 4.00 -3.37 8466.9 72.7 0.258
0.41 3.5 -2.20 7408.8 64.6 0.226
0.41 3.12 -1.18 6530.2 48.7 0.199
0.40 2.69 0.0 5712.9 65.8 0.174
0.45 2.70 1.0 4588.6 48.32 0.140
0.51 2.71 2.0 3683.1 48.08 0.112
0.56 2.72 2.80 3250.4 40.8 0.0991
0.647 2.74 4.10 2235.3 50.5 0.0682
0.72 2.7 5.02 1589.5 36.2 0.0480
0.797 2.78 5.91 1090.2 32.3 0.0332
0.902 2.81 6.97 636.4 23.09 0.0194
1.0 2.84 7.89 326.9 23.9 0.00997
1.14 2.89 9.04 157.1 11.96 0.00479
0.42 0.98 9.91 86.09 13.12 0.00262
0.48 1.00 11.15 22.11 5.7 0.000674
0.54 1.04 12.06 4.9 2.2 0.000149
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TABLE 4
Performance Measurements of the FSK Receiver
JSR=0.5 JSR=1.0
SNR Pe SNR Pe
-4.81 0.3240 -3.57 0.340
-3.93 0.3130 -2.40 0.339
-2.98 0.3029 -1.04 0.343
-2.10 0.2940 -0.07 0.330
-1.00 0.2596 0.94 0.337
0.70 0.2510 4.20 0.372
2.03 0.2440 3.01 0.351
2.93 0.2410 1.87 0.344
4.28 0.2380 12.06 0.463




7.00 0.2380 9.91 0.440
7.92 0.2381 14.50 0.497
9.03 0.2391 15.70 0.500
10.04 0.2065 5.02 0.383
11.38 0.2080 5.94 0.404
12.99 0.2120 6.97 0.413
14.40 0.2099 7.81 0.432
15.40 0.2020 8.97 0.452
16.90 0.2030 16.98 0.500
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TABLE 5
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receiver is plotted versus SNR with JSR as parameter,
together with the experimental results, that is the measured
The agreement with the theory is obvious from these
figures. Furthermore, it can be observed that the experi-
mental results reach but generally do not exceed the theo-
retical performance levels. Certain inferior experimental
results can be explained by the fact that assumptions made
in the derivation of the performance of the receiver cannot
be fullfilled in practice.
Main reasons for the reduced measured performance of the
receiver are:
1. The integration interval of the integrators is
smaller than theoretically required by a factor of
about 5%.
2. The orthogonality of the signals cannot be guaranteed
as the frequency adjustments of the sources are made
manually.
3. Instability of the signal sources, and the accuracy
of the instruments.
4. Errors in the measurement of the noise bandwidth
and the resulting error in the calculation of U .
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V. CONCLUSIONS
The application of results derived in the statistical
communication theory literature are presented in this
thesis. The performance of a digital receiver in terms of
the probability of receiver error is examined when the
receiver operates in the presence of additive Gaussian noise
and a jamming waveform. Two different systems are examined
separately, one for binary Phase Shift Key modulation and
the other for binary Frequency Shift Key modulation tech-
niques. For both, the results of the experimental work are
very close to known theoretical results as demonstrated in
greater detail in Chapter IV.
The structure of the receiver proposed by statistical
communication theory results is verified here to operate at
the predicted performance levels. Of course, because ideal-
ized mathematical operations are difficult to implement with
circuits having finite tolerances, the performance of the
designed circuits is not exactly as that predicted by the
theory.
For this work, the performance of the receiver operating
in the presence of an "optimum" jammer is examined.
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A major thrust of this thesis was to investigate and
experimentally validate results derived analytically on the
performance of binary receivers operating in the presence of
noise and jamming. The transmission signals, the noise and
the jamming waveforms have been simulated, receivers have
been built, their performance measured, and in each case, it
has been found that the measured performance very closely
tracks the performance predicted by earlier analysis.
A proposal for future work in this area is the examina-
tion of the performance of the receiver when different
jamming waveforms are present during the transmission of a
binary message using Phase Shift Key and Frequency Shift Key
modulation techniques. Also some other modulation tech-
niques not examined in this work, such as Amplitude Shift
Key or On-Off Key can be a topic for future work. Finally,
work on noncoherent receivers operating in a jamming envi-
ronment can be studied and experimentally analyzed in a
manner similar to that carried out in this thesis.
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APPENDIX A
SCHEMATIC DIAGRAMS OF DESIGNED CIRCUITS
In the schematic diagrams of this Appendix, the values
of all resistors are in kilo Ohms, and the values of capaci-
tors in micro Farad.
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